I. Introduction
Differential-capacitance transducers are widely used for detecting such physical quantities as pressure Merence, linear dsplacement, and rotational angles. Their configurations depend on what quantity is to be measured [l] , [2] , but they can be represented by two capacitors whose capacitances change complementarily with the mcasurand. The complementary capacitance change may be linear or nonlinear. In either case, the accurate and linear detection of the measurand can be made by ratiometric signal processing wbch dvides the capacitance difference between two capacitors by their sum. Beside such a ratio metric processing, Werential-capacitance transducers requires a special interface configuration because their two capacitors have a common electrode.
To meet these requirements, several techniques have so far been proposed, including switchedcapacitor (SC) analog-to-dlgital (AD) [3] , [4] , capacitance-to-frequency ( C F ) [5] , IS], and capacitance-to-phase conversion [7] . The SC technique is best suited for integrated circuit realization using CMOS process, but suffers seriously from clockfeedthrough. Because of this error source, the resolution 1200 attainable with the SC method is estimated to be 1 fF [SI .
The hgher resolution is possible with the C/F conversion techmques [6], but their applications to hgh speed, realtime measurements seem difficult.
The above-mentioned methods detect the capacitances of the transducer by sensing the charge stored in it. Sensing the current flowing through the transducer is another promising approach. Resent advances in hgh-speed opamps have made thls approach quite attractive, because it allows hgh-resolution and high-speed measurements by increasing the frequency of the sinusoidal signal applied to the transducer. This paper describes an interface circuitry of a Werential-pressure transducer based on current sensing and demonstrates its performances where CO is a total capacitance of the transducer. In a differential pressure transducer, on the other hand, the spacings between the electrodes change linearity with the pressure difference x . Therefore, C1 and C2 are expected as c CO 1
Whether the capacitance change is linear or hyperlmlic, the measurand x can be detected independently of the total capacitance CO by the following ratiometric operation:
Interface Circuitry
A block diagram of the interface circuit to perfonn the ratiometric operation (5) is shown in Fig. 2 . The circuit is designed based on the idea that component errors do not affect the ratiometric operation if a common stage is used for detecting Cl -C, and C, +Cz .
The first stage is the capacitance-to-voltage converter. Sensing the current flowing through the transducer, it produces the output voltage proportional to the transducer Vol = -s ( C~+ C,)R,V, .
(6)
This voltage is applied, after converted to the DC signal by the detector, to the analog-to-digital (AD) converter as the reference voltage. When SI is off and S2 is on, on the other hand, the C/F converter senses only the current flowing through C1, to produce the output voltage Vo2
Vo, =-sC~R,V, .
After converted to the dc signal by the detector, VOz is applied to the signal input terminal of the AID converter.
The AID converter then generates the n-bit binary number b
given by M-ng (5) as and substituting (8) into (9), one finds that b is in itself the offset binary representation of x .
. . Fig. 3 . The circuit dlagram of the detector. capacitance. Assume for the moment that op-amp A.1 and switches S1 and S2 are ideal. When S1 is on and S2 is off, The circuit diagram of the detector is shown in Fig. 3 . It consists of a full wave rectifier followed by a low-pass filter 191. The low-pass output contains the ripple component.
This coniponent should be small enough so that the ripple factor, defined as the ratio of the ripple component to the average dc output, is smaller than the relative measurement error 6 specified for x , T h s requirement specifies the time constant, 7 c = C,R, , of the low pass filter:
where f is the frequency of the sinusoidal source V, applied to the transducer. The E % settling time of the lowpass filter is then given by zs = -z c I n s . MHz and E = 0.1 %, the conversion rate is 150 samples per second (sps) .
The above estimation of the sampling speed assuming the first order low-pass filter is pessimistic. The output of the detector settles much faster because Vol and Vo2 changes slowly. In addition, the time constant 7 c can be made much smaller by adopting a second-order low-pass filter. Therefore, much higher speed can be expected without deteriorating the accuracy.
1V. Accuracy
Error sources involved in the interface circuit are parasitic capacitances, the input impedance and the finite gain of op-amp A, and the nonlinearity of the detector. Their effects on the accuracy are evaluated in this section.
The C N converter involving the error sources is shown in Fig. 4 . Exact analyses give the following expressions for the output voltages; where VO1 and VO2 are the output voltages of op-amp A, in the state 1 when S1 is on and S2 is off and in the state 2 when S1 is off and S2 is on, respectively. A and Yi are the where E is the relative error given, to first order, by A main error source in the detector is the offset voltage V, , of op-amp which modulates the conduction period of diode D1 in Fig. 3 . Its effect on the linear detection can be evaluated by integrating the input sinusoidal signal over the conduction period. The results are shown in Fig. 5 . Decreasing with the peak amplitude Vp of the input signal, the nonlinear error becomes negligibly small if Vp is 100 times larger than Vas.
The slew-rate (SR) of an op-amp is another error source whch causes the waveform distortion. SR is closely related to the gain-bandwidth product f T of an op-amp and f T higher than 100 times the input frequency f is requiried for a precision rectlfier [lo] . In the detector, however, this requirement is greatly relaxed by the low-pass filting. In practice, op-amps with f T larger than 30f have not caused any significant error.
V. Experimental Results
A prototype interface based on Fig. 2 was breadboarded using off-the-shelf op-amps, S/H circuits, and a 16-bit ratiometric A/D converter. To evaluate its performance, a ganged parallel-plate capacitor consisting of three electrodes was used as a transducer. Its appearance is ,shown in Fig. 6 . Two outer electrodes are fixed while the inner electrode is driven by a micrometer screw to move back and forth. The stroke of the micrometer is 22 mm and its readings are accurate to 10 pm. The capacitances (71 and Cz are given by (3) and (4) Fig. 7 , the capacitance change is 3 fF/lOpn when CO = 6 pF, and is 0.5 fFll0p-1 when CO = 1 pF. The minimum scale of the micrometer is 10 p . Therefore, it is concluded reasonably that the measurement accuracy is wholly dominated by reading errors and backlash of the micrometer screw and the signal processing accuracy of the interface is far beyond these limits.
Similar measurements were repeated also for a wide variety of op-amps. No remarkable difference could be found for high-speed op-amps with f, larger than 30 MHz. Excellent linearity was also found over a wide range of hsplacement. Confirming the principles of operation and the accuracy estimate of the interface, these results prove its validity for high-accuracy signal processing of Merentialcapacitive transducers.
An interface circuitry of differential-capacitance transducer whch performed the ratiometric operation of dwiding one of the transducer capacitances by its total capacitance was described. The front end consisting of a C N converter and a detector was commonly used for the capacitance detection. The time-multiplexing capacitance detection using the common stage followed by the ratiometric operation using an A/D converter is quite useful for hgh-accuracy signal processing. Analyses have shown that the capacitance change as small as a few tenth of fF can be detected by this architecture. Performance evaluation of a prototype interface using a ganged parallel-plate capacitor has confirmed the accuracy estimate.
The interface described herein allows hgh-accuracy signal processing with standard components The sampling speed lugher than 5 ksps can also be expected if a secondorder low-pass filter is incorporated in the detector. These bstinct features encourage its IC realization. Applications to practical transducers are another future work.
